AMD triples Zen three CPU cache utilizing 3D stacking expertise
This exploded diagram reveals a further 64MiB of L3 cache atop the middle of the CCD, with structural silicon inserts to both facet of the brand new layer. [credit: AMD ] Yesterday at Computex 2021, AMD CEO Lisa Su confirmed